Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Managing cache line allocations for multiple issue processors

Managing cache line allocations for multiple issue processors

US Patent 8095734 · Granted Jan 10, 2012

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Cache system for managing various cache line conditions2016
Cache system for managing various cache line conditions2016
Cache system for managing various cache line conditions2016
Proxy responder for handling anomalies in a hardware system2014
Circuit to efficiently handle data movement within a cache controller or on-chip2013
Method for estimation of trace information bandwidth requirements2011
AMBA modular memory controller2010
System and method for implementing multiple instantiated configurable peripheral2009
Process and apparatus for abstracting IC design files2009
Method for generalizing design attributes in a design capture environment2009
Method for request transaction ordering in OCP bus to AXI bus bridge design2008
Method and apparatus for self-adjusting input delay in DDR-based memory systems2008