Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for self-adjusting input delay in DDR-based memory systems

Method and apparatus for self-adjusting input delay in DDR-based memory systems

US Patent 7366862 · Granted Apr 29, 2008

Estimated economic value: $16,179,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Support device for supporting a transmission coil on the body of a patient2016
Cache system for managing various cache line conditions2016
Managing cache line allocations for multiple issue processors2012
AMBA modular memory controller2010
AMBA modular memory controller2010
System and method for implementing multiple instantiated configurable peripheral2009
Method for abstraction of manufacturing test access and control ports to support2008
Ternary CAM with software programmable cache policies2007
Flexible design for memory use in integrated circuits2007
Multi-port memory controller having independent ECC encoders2007
Placement of a clock signal supply network during design of integrated circuits2006
AMBA modular memory controller2006