{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Method and apparatus for performing buffer insertion with accurate gate and interconnect delay computation", "item": "https://www.patentleaderboard.com/patent/6347393"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for performing buffer insertion with accurate gate and interconnect delay computation

Method and apparatus for performing buffer insertion with accurate gate and interconnect delay computation

US Patent 6347393 · Granted Feb 12, 2002

Estimated economic value: $23,472,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Detecting and modeling via during global routing2025
Cell-based pin access location generation2025
Restructuring algorithm for including user-specified clock instances in a post-C2025
Resistance and capacitance aware preferred layer trimming2025
Skewing level limited clock tree2025
Wire density-aware layer assignment2025
Timing-based layer assignment2025
Insertion delay and area tradeoff for buffering solution selection in clock tree2025
Hierarchically-aware buffering for clock structures2025
Post-CTS insertion delay and skew target reformulation of clock tree2024
Fault-tolerant power-driven synthesis2022
Automatic layer trait generation and promotion cost computation2020