Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Insertion delay and area tradeoff for buffering solution selection in clock tree synthesis

Insertion delay and area tradeoff for buffering solution selection in clock tree synthesis

US Patent 12339701 · Granted Jun 24, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Detecting and modeling via during global routing2025
Cell-based pin access location generation2025
Restructuring algorithm for including user-specified clock instances in a post-C2025
Resistance and capacitance aware preferred layer trimming2025
Skewing level limited clock tree2025
Wire density-aware layer assignment2025
Timing-based layer assignment2025
Hierarchically-aware buffering for clock structures2025
Hierarchically-aware buffering for clock structures2025
Hierarchically-aware buffering for clock structures2025
Hierarchically-aware buffering for clock structures2025
Post-CTS insertion delay and skew target reformulation of clock tree2024