Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and system for embedded chip erase verification

Method and system for embedded chip erase verification

US Patent 6331951 · Granted Dec 18, 2001

Estimated economic value: $8,747,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Data refresh in non-volatile memory2015
Methods for adjusting the conductivity range of a nanotube fabric layer2015
Extending flash memory data retension via rewrite refresh2015
Method for adjusting a resistive change element using a reference2013
Controlling AC disturbance while programming2013
Moving program verify level for programming of memory2013
Controlling AC disturbance while programming2012
Implementation of recycling unused ECC parity bits during flash memory programmi2012
Method for resetting a resistive change memory element2011
Applying negative gate voltage to wordlines adjacent to wordline associated with2011
Controlling AC disturbance while programming2011
Deterministic-based programming in memory2011