{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Non-latency affected contention prevention during scan-based test", "item": "https://www.patentleaderboard.com/patent/6320419"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Non-latency affected contention prevention during scan-based test

Non-latency affected contention prevention during scan-based test

US Patent 6320419 · Granted Nov 20, 2001

Estimated economic value: $26,885,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory system with burst mode having logic gates as sense elements2024
Memory system with burst mode having logic gates as sense elements2023
Cap2018
Method and apparatus to enable a selective push process during manufacturing to 2016
Container with helical sides2016
Automatic calibration circuits for operational calibration of critical-path time2016
Mimicking multi-voltage domain wordline decoding logic for a memory array2015
Bi-modal power delivery scheme for an integrated circuit comprising multiple fun2015
Method and apparatus for a diffusion bridged cell library2015
Method and apparatus for a diffusion bridged cell library2014
Pulse clock generation logic with built-in level shifter and programmable rising2014
Write-through-read (WTR) comparator circuits, systems, and methods use of same w2013