Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Automatic calibration circuits for operational calibration of critical-path time delays in adaptive clock distribution systems, and related methods and systems

Automatic calibration circuits for operational calibration of critical-path time delays in adaptive clock distribution systems, and related methods and systems

US Patent 9413344 · Granted Aug 9, 2016

Estimated economic value: $11,703,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Lock-up latch for dual-edge-triggered flip-flops2025
Wafer drying apparatus, wafer processing system including the same, and wafer pr2025
Substrate processing apparatus, semiconductor manufacturing equipment, and subst2025
Apparatus and method for drying substrate2025
Wafer processing equipment and method of manufacturing semiconductor device2025
Method, apparatus, and system for calibrating a processor power level estimate2025
Clock gating circuit for dual-edge-triggered flip-flops2025
Apparatus for drying wafer and method for drying wafer2025
Substrate processing apparatus and substrate processing method2025
Substrate processing method and substrate processing system2025
Virtualized scan chain testing in a random access memory (RAM) array2024
Substrate processing method, micropattern forming method, and substrate processi2024