Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method to reduce source-line resistance in flash memory with sti

Method to reduce source-line resistance in flash memory with sti

US Patent 6306737 · Granted Oct 23, 2001

Estimated economic value: $43,908,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Structure for facilitating the simultaneous silicidation of a polysilicon gate a2015
Method of forming fully silicided NMOS and PMOS semiconductor devices having ind2013
Gate dielectric first replacement gate processes and integrated circuits therefr2013
Method to attain low defectivity fully silicided gates2012
Process method to fully salicide (FUSI) both N-poly and P-poly on a CMOS flow2011
Selective wet etch process for CMOS ICs having embedded strain inducing regions 2011
Reducing gate CD bias in CMOS processing2011
Method for forming CMOS transistors having FUSI gate electrodes and targeted wor2011
Gate dielectric first replacement gate processes and integrated circuits therefr2010
Method of forming a silicided gate utilizing a CMP stack2010
Method of simultaneously siliciding a polysilicon gate and source/drain of a sem2010
Method of manufacturing metal silicide contacts2010