Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Selective wet etch process for CMOS ICs having embedded strain inducing regions and integrated circuits therefrom

Selective wet etch process for CMOS ICs having embedded strain inducing regions and integrated circuits therefrom

US Patent 7943456 · Granted May 17, 2011

Estimated economic value: $6,590,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integratead wet clean for bevel treatments2025
Cleaning method with in-line SPM processing2024
Surface cleaning with directed high pressure chemistry2024
Reduced semiconductor wafer bow and warpage2024
Cleaning system with in-line SPM processing2023
System and method for integrated test on primary-secondary pole-mounted breaker2022
Split gate memory cell fabrication and system2022
Method for stripping one or more layers from a semiconductor wafer2021
Dopant anneal with stabilization step for IC with matched devices2021
Semiconductor device manufacturing method with reduced gate electrode height los2020
Integrated circuit having chemically modified spacer surface2019
Method for manufacturing a semiconductor device having a fin located on a substr2019