Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and structure for reducing interconnect system capacitance through enclosed voids in a dielectric layer

Method and structure for reducing interconnect system capacitance through enclosed voids in a dielectric layer

US Patent 6303464 · Granted Oct 16, 2001

Estimated economic value: $231,350,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Ferroelectrically modulated spin orbit logic device2025
Differentially programmable magnetic tunnel junction device and system including2025
Perovskite-based magnetoelectric spin-orbit logic devices2025
Magnetoelectric spin-orbit device with in-plane and perpendicular magnetic layer2025
Piezo-resistive resonator device having drive and sense transistors with wells o2025
Capacitor with an electrically conductive layer coupled with a metal layer of th2025
Spin-orbit readout using transition metal dichalcogenides and proximitized graph2025
Probabilistic computing devices based on stochastic switching in a ferroelectric2025
Thin film transistors having semiconductor structures integrated with 2D channel2025
Gate dielectrics for complementary metal oxide semiconductors transistors and me2025
Capacitors with built-in electric fields2025
Piezo-resistive transistor based resonator with anti-ferroelectric gate dielectr2024