Home › Method of making high-voltage HV transistors with drain extension in a CMOS process of the dual gate type with silicide

Method of making high-voltage HV transistors with drain extension in a CMOS process of the dual gate type with silicide

US Patent 6284607 · Granted Sep 4, 2001

Estimated economic value: $28,496,000 ⓘ

Assignee