Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Embedded vertical DRAM cells and dual workfunction logic gates

Embedded vertical DRAM cells and dual workfunction logic gates

US Patent 6258659 · Granted Jul 10, 2001

Estimated economic value: $19,901,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor device including bonding pad metal layer structure2024
Semiconductor device including bonding pad metal layer structure2023
Method of manufacturing a superjunction semiconductor device2022
Multiple chip bridge connector2021
Porous silicon relaxation medium for dislocation free CMOS devices2020
Third type of metal gate stack for CMOS devices2020
FinFET vertical flash memory2020
FinFET with epitaxial source and drain regions and dielectric isolated channel r2020
Fully depleted SOI device for reducing parasitic back gate capacitance2020
Multiple-bit electrical fuses2020
Hybrid aspect ratio trapping2020
Porous silicon relaxation medium for dislocation free CMOS devices2020