Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Process for fabricating a bit-line in a monos device using a dual layer hard mask

Process for fabricating a bit-line in a monos device using a dual layer hard mask

US Patent 6248635 · Granted Jun 19, 2001

Estimated economic value: $7,293,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Optimization engine for energy sustainability2024
Optimization of physical cell placement for integrated circuits2023
Method and system for optimizing an item assortment2022
Optimization engine for energy sustainability2022
And optimization of physical cell placement2021
Integrated circuit design systems and methods2019
Apparatus and methods for supporting workpieces during plasma processing2018
Integrated circuit design systems and methods2018
Semiconductor device and method of manufacturing the same2016
Apparatus and method for intraluminal polymer deposition2016
Apparatus and methods for handling workpieces of different sizes2016
Methods of fabricating electronics assemblies2013