Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Reduction of voltage stress across a gate oxide and across a junction within a high voltage transistor of an erasable memory device

Reduction of voltage stress across a gate oxide and across a junction within a high voltage transistor of an erasable memory device

US Patent 6240017 · Granted May 29, 2001

Estimated economic value: $6,079,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Synaptic array for field-training-capable in-memory computing using non-volatile2025
Circuit and method for programming resistive memory cells2022
Method of controlling verification operations for error correction of non-volati2021
High performance flash memory device capable of high density data storage2008
Method and system for defining a redundancy window around a particular column in2006
Apparatus and methods for detecting explosives and other substances2005
Method to obtain temperature independent program threshold voltage distribution 2005
Erase method for a dual bit memory cell2005
Fast bandgap reference circuit for use in a low power supply A/D booster2005
Cascode amplifier circuit for generating and maintaining a fast, stable and accu2005
Cascode amplifier circuit for generating and maintaining a fast, stable and accu2005
Semiconductor die adapter and method of using2005