Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and system for defining a redundancy window around a particular column in a memory array

Method and system for defining a redundancy window around a particular column in a memory array

US Patent 7076703 · Granted Jul 11, 2006

Estimated economic value: $11,570,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Synaptic array for field-training-capable in-memory computing using non-volatile2025
Circuit and method for programming resistive memory cells2022
High performance flash memory device capable of high density data storage2008
System and method for Y-decoding in a flash memory device2006
Multi bit program algorithm2006
Flexible cascode amplifier circuit with high gain for flash memory cells2006
Apparatus and methods for detecting explosives and other substances2005
Method to obtain temperature independent program threshold voltage distribution 2005
Method to obtain temperature independent program threshold voltage distribution 2005
Erase method for a dual bit memory cell2005
Fast bandgap reference circuit for use in a low power supply A/D booster2005
Fast bandgap reference circuit for use in a low power supply A/D booster2005