Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Erase method for a dual bit memory cell

Erase method for a dual bit memory cell

US Patent 6901010 · Granted May 31, 2005

Estimated economic value: $6,268,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Synaptic array for field-training-capable in-memory computing using non-volatile2025
Circuit and method for programming resistive memory cells2022
Methods for adjusting the conductivity range of a nanotube fabric layer2015
Extending flash memory data retension via rewrite refresh2015
Method for adjusting a resistive change element using a reference2013
Controlling AC disturbance while programming2013
Moving program verify level for programming of memory2013
Controlling AC disturbance while programming2012
Method for resetting a resistive change memory element2011
Applying negative gate voltage to wordlines adjacent to wordline associated with2011
Controlling AC disturbance while programming2011
Deterministic-based programming in memory2011