Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of controlling verification operations for error correction of non-volatile memory device, and non-volatile memory device

Method of controlling verification operations for error correction of non-volatile memory device, and non-volatile memory device

US Patent 11119854 · Granted Sep 14, 2021

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Devices for providing neutral voltage conditions for resistive change elements i2023
Sense amplifiers2021
Non-volatile memory having discrete isolation structure and SONOS memory cell, m2019
Partial local self boosting for NAND2016
Method of identifying damaged bitline address in non-volatile2014
Local word line driver and flash memory array device thereof2014
Partial local self boosting for NAND2014
Memory device and method thereof2011
Partial local self-boosting of a memory cell channel2010
Non-volatile memory device and methods of using2010
Multi-level operation in nitride storage memory cell2010
Sense amplifiers with high voltage swing2009