Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and system for performing timing analysis on an integrated circuit design

Method and system for performing timing analysis on an integrated circuit design

US Patent 6230302 · Granted May 8, 2001

Estimated economic value: $26,391,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Short net pin alignment for routing2025
Enhanced alignment for global placement in a circuit2025
Power staple avoidance for routing via reduction2025
Region-based power grid generation through modification of an initial power grid2024
Memory element graph-based placement in integrated circuit design2021
Automated design closure with abutted hierarchy2021
Multi-cycle latch tree synthesis2021
Hierarchy-driven logical and physical synthesis co-optimization2021
Automatic layer trait generation and promotion cost computation2020
Net layer promotion with swap capability in electronic design2020
Propagating constants of structured soft blocks while preserving the relative pl2020
Model-based refinement of the placement process in integrated circuit generation2020