Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Address translation with/bypassing intermediate segmentation translation to accommodate two different instruction set architecture

Address translation with/bypassing intermediate segmentation translation to accommodate two different instruction set architecture

US Patent 6219774 · Granted Apr 17, 2001

Estimated economic value: $203,289,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multi-protocol I/O interconnect including a switching fabric2021
Multi-protocol I/O interconnect including a switching fabric2018
Multi-protocol I/O interconnect including a switching fabric2017
Multi-protocol tunneling over an I/O interconnect2016
Multi-protocol I/O interconnect architecture2016
Unified multi-transport medium connector architecture2015
Multi-protocol I/O interconnect flow control2014
Multi-protocol tunneling over an I/O interconnect2014
Unified multi-transport medium connector architecture2014
Performance in a virtualization architecture with a processor abstraction layer2012
Virtual core management2010
Utilizing an advanced load address table for memory disambiguation in an out of 2008