Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Utilizing an advanced load address table for memory disambiguation in an out of order processor

Utilizing an advanced load address table for memory disambiguation in an out of order processor

US Patent 7441107 · Granted Oct 21, 2008

Estimated economic value: $17,085,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Performance in a virtualization architecture with a processor abstraction layer2012
Method and apparatus to provide a source operand for an instruction in a process2008
Method and apparatus to provide a source operand for an instruction in a process2008
Decomposing architectural operation into speculative and architectural micro-ope2008
Method and apparatus for managing virtual addresses2008
Resolving all previous potentially excepting architectural operations before iss2008
Method and apparatus for lowering the die temperature of a microprocessor and ma2007
Methods and apparatuses for reducing infant mortality in semiconductor devices u2007
Ordering scheme with architectural operation decomposed into result producing sp2006
Flexible mechanism for enforcing coherency among caching structures2004
Fast exception processing2003
Virtual memory mapping using region-based page tables2003