Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Structure and method for generating a clock enable signal in a PLD

Structure and method for generating a clock enable signal in a PLD

US Patent 6218864 · Granted Apr 17, 2001

Estimated economic value: $57,440,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integrated circuit chip testing interface with reduced signal wires2024
Compute dataflow architecture2023
Compute dataflow architecture2022
Power delivery network for active-on-active stacked integrated circuits2022
Multi-chip stacked devices2022
Redundancy scheme for multi-chip stacked devices2020
Configurable logic block (CLB) internal routing architecture for enhanced local 2020
Substrate noise isolation structures for semiconductor devices2018
Distributed multi-die routing in a multi-chip module2018
Lut cascading circuit2017
Interconnect multiplexers and methods of reducing contention currents in an inte2016
Circuits for and methods of controlling power within an integrated circuit2016