Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method for optimally deferring or retrying a cycle upon a processor bus that is destined for a peripheral bus

System and method for optimally deferring or retrying a cycle upon a processor bus that is destined for a peripheral bus

US Patent 6216190 · Granted Apr 10, 2001

Estimated economic value: $86,285,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Submersion system2024
Dynamically enabling a security feature of a wireless communication device based2024
Communication system and method for controlling access to portable radio public 2023
Apparatus and method to achieve fast-fault detection on power semiconductor devi2022
Processors to configure subsystems while other processors are held in reset2022
Adaptive blanking of over current fault detection circuits in power conversion g2021
Configuring first subsystem with a master processor and a second subsystem with 2021
Variable channel multi-controller memory system2021
Tibial tray with removable spikes2020
System and method for memory control having selectively distributed power-on pro2020
Rapid sample preparation for analytical analysis using dispersive energized extr2020
Applicant screening2020