Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of fabricating a capacitor under bit line DRAM structure using contact hole liners

Method of fabricating a capacitor under bit line DRAM structure using contact hole liners

US Patent 6184081 · Granted Feb 6, 2001

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Foldable trolley case2025
Transistor structure with increased gate dielectric thickness between gate-to-dr2024
Overlay error and process window metrology2020
Overlay error and process window metrology2019
Apparatus and methods for integrated MEMS devices2019
Semiconductor structures and methods of forming the same2019
Apparatus and methods for integrated MEMS devices2018
Dynamic memory structure2018
Dynamic memory structure2017
Dynamic memory structure2016
Dynamic memory structure2015
Transistor circuit layout structure2014