Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Process for forming a semiconductor device having an interconnect or conductive film electrically insulated from a conductive member or region

Process for forming a semiconductor device having an interconnect or conductive film electrically insulated from a conductive member or region

US Patent 6184073 · Granted Feb 6, 2001

Estimated economic value: $29,240,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Double patterning method of patterning a substrate2025
Sacrificial capping layer for gate protection2025
Systems and methods for improving planarity using selective atomic layer etching2023
ALD (atomic layer deposition) liner for via profile control and related applicat2023
Non-atomic layer deposition (ALD) method of forming sidewall passivation layer d2023
Method for critical dimension (CD) trim of an organic pattern used for multi-pat2023
Method for filling recessed features in semiconductor devices with a low-resisti2023
Method for globally adjusting spacer critical dimension using photo-active self-2023
Localized etch stop layer2022
Multiple patterning processes2022
Non-atomic layer deposition (ALD) method of forming sidewall passivation layer d2021
ALD (atomic layer deposition) liner for via profile control and related applicat2021