Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Electron bean curing of low-k dielectrics in integrated circuits

Electron bean curing of low-k dielectrics in integrated circuits

US Patent 6169039 · Granted Jan 2, 2001

Estimated economic value: $6,157,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

One-mask MTJ integration for STT MRAM2015
Electrically broken, but mechanically continuous die seal for integrated circuit2015
Double and triple gate MOSFET devices and methods for making same2013
Strained fully depleted silicon on insulator semiconductor device2013
Predictive modeling of contact and via modules for advanced on-chip interconnect2013
Method of forming finned semiconductor devices with trench isolation2013
Double and triple gate MOSFET devices and methods for making same2012
Intertwined finger capacitors2012
Fully silicided gate structure for FinFET devices2011
Method of forming finned semiconductor devices with trench isolation2011
Method and apparatus for estimating resistance and capacitance of metal intercon2011
Method of forming fin structures using a sacrificial etch stop layer on bulk sem2011