Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › On-chip test circuit for evaluating an on-chip signal using an external test signal

On-chip test circuit for evaluating an on-chip signal using an external test signal

US Patent 6163862 · Granted Dec 19, 2000

Estimated economic value: $38,646,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Testing of ECC memories2007
Asynchronous control of memory self test2007
Programable multi-port memory BIST with compact microcode2007
Optimized ECC/redundancy fault recovery2006
Method and apparatus for testing multi-port memories2006
Two-dimensional redundancy calculation2006
Built-in self test system and method for two-dimensional memory redundancy alloc2005
System initialization of microcode-based memory built-in self-test2005
System and method for measuring circuit performance degradation due to PFET nega2004
Inductor for integrated circuits2004
Method and apparatus for testing memory cells for data retention faults2004
Programmable memory built-in self-test combining microcode and finite state mach2003