Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Bist architecture for detecting path-delay faults in a sequential circuit

Bist architecture for detecting path-delay faults in a sequential circuit

US Patent 6148425 · Granted Nov 14, 2000

Estimated economic value: $30,398,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Modifying a finite element mesh2025
Universal compactor architecture for testing circuits2023
Multizone quadrilateral mesh generator for high mesh quality and isotropy2023
Trajectory-optimized test pattern generation for built-in self-test2023
Deterministic stellar built-in self test2023
Feature based abstraction and meshing2022
Layout-friendly test pattern decompressor2022
System and method for element quality improvement in 3D quadrilateral-dominant s2021
Zero-pin test solution for integrated circuits2021
Scan cell architecture for improving test coverage and reducing test application2021
Test scheduling and test access in test compression environment2021
Mesh generation system and method2021