Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Nonvolatile reprogrammable interconnect cell with programmable buried source/drain in sense transistor

Nonvolatile reprogrammable interconnect cell with programmable buried source/drain in sense transistor

US Patent 6137728 · Granted Oct 24, 2000

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Underlying transistor circuit of semiconductor memory and preparation method for2025
High-density three-dimensional multilayer memory and fabrication method2025
Method for manufacturing fully self-aligned high-density 3D multi-layer memory2025
Nanopore device and method of manufacturing same2025
Nanopore device and methods of electrical array addressing and sensing2024
Nanopore device and methods of biosynthesis using same2024
One time programmable (OTP) memory array and read and write method thereof2024
Nanopore device and methods of electrical array addressing and sensing2023
Electrical stimulation device for applying frequency and peak voltage having inv2023
Method for fabricating semiconductor memory and the semiconductor memory2023
Nanopore device and methods of detecting and classifying charged particles using2023
Nanopore device and methods of biosynthesis using same2023