Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Underlying transistor circuit of semiconductor memory and preparation method for the same

Underlying transistor circuit of semiconductor memory and preparation method for the same

US Patent 12505866 · Granted Dec 23, 2025

Assignee

No assignee recorded.

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

High-density three-dimensional multilayer memory and fabrication method2025
High-density three-dimensional multilayer memory and fabrication method2025
Array substrate and manufacturing method therefor, display panel, and backlight 2025
Circuit board, light-emitting substrate, backlight module, and display apparatus2025
Display backplane and manufacturing method thereof and display device2025
Circuit board and method for manufacturing the same, functional backplate, backl2025
Method for manufacturing fully self-aligned high-density 3D multi-layer memory2025
One time programmable (OTP) memory array and read and write method thereof2024
Method for fabricating semiconductor memory and the semiconductor memory2023
High reliable OTP memory with low reading voltage2019
High reliability OTP memory by using of voltage isolation in series2019
Soft breakdown mode, low voltage, low power antifuse-based non-volatile memory c2014