Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrated cache memory with system control logic and adaptation of RAM bus to a cache pinout

Integrated cache memory with system control logic and adaptation of RAM bus to a cache pinout

US Patent 6131140 · Granted Oct 10, 2000

Estimated economic value: $36,751,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus for optimizing efficiency of a transport provider2023
Apparatus and method for distributed query processing utilizing dynamically gene2020
Apparatus and method for scheduling distributed workflow tasks2019
Hydrogen barriers in a copper interconnect process2017
Programmable floating gate reference2012
Trapped-charge non-volatile memory with uniform multilevel programming2011
Programmable electrostatic discharge (ESD) protection device2010
Non-planar packaging of image sensor2009
Low-power cache system and method2009
Method of forming a floating metal structure in an integrated circuit2007
Current source architecture for memory device standby current reduction2007
Method of performing back-end manufacturing of an integrated circuit device2006