Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Current source architecture for memory device standby current reduction

Current source architecture for memory device standby current reduction

US Patent 7227804 · Granted Jun 5, 2007

Estimated economic value: $10,434,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Capacity estimator for an energy generation and/or storage system2024
ESD protection circuit2024
Programmable chopping architecture to reduce offset in an analog front end2023
Capacity estimator for an energy generation and/or storage system2023
ESD protection circuit2022
Analog to digital converter with floating digital channel configuration2022
Programmable chopping architecture to reduce offset in an analog front end2022
Capacity estimator for an energy generation and/or storage system2022
Capacity estimator for an energy generation and/or storage system2022
Method for fast detection and automatic gain adjustment in ADC based signal2022
Method for fast detection and automatic gain adjustment in ADC based signal2020
Digital-to-analog converter with a sample and hold circuit and a continuous-time2017