Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for forming semiconductor structures using a calibrating reticle

Method for forming semiconductor structures using a calibrating reticle

US Patent 6130016 · Granted Oct 10, 2000

Estimated economic value: $11,210,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Process based metrology target design2019
Process based metrology target design2018
Method and apparatus for design of a metrology target2017
Method and apparatus for design of a metrology target2016
Stepper lens specific reticle compensation for critical dimension control2003
Exposure correction based on reflective index for photolithographic process cont2002
Apparatus for automatically cleaning resist nozzle2002
Dual track/stepper interface configuration for wafer processing2002
Dual resist dispense nozzle for wafer tracks2002
Mechanism for dispensing liquid onto an integrated circuit wafer with minimized 2002
System and method for purging air bubbles from filters2002
Semiconductor wafer manufacturing method and apparatus for an improved heat exch2001