Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Dual track/stepper interface configuration for wafer processing

Dual track/stepper interface configuration for wafer processing

US Patent 6368985 · Granted Apr 9, 2002

Estimated economic value: $2,418,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Process based metrology target design2019
Process based metrology target design2018
Method and apparatus for design of a metrology target2017
Method and apparatus for design of a metrology target2016
Apparatus to reduce wasting of unused photoresist in semiconductor containers2003
Stepper lens specific reticle compensation for critical dimension control2003
Temperature control unit and sight glass2002
Exposure correction based on reflective index for photolithographic process cont2002
Apparatus for automatically cleaning resist nozzle2002
Apparatus for automatically cleaning resist nozzle2002
Dual resist dispense nozzle for wafer tracks2002
Dual resist dispense nozzle for wafer tracks2002