Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for configuring a semiconductor device for compatibility with multiple logic interfaces

Method and apparatus for configuring a semiconductor device for compatibility with multiple logic interfaces

US Patent 6087851 · Granted Jul 11, 2000

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Electronic apparatus including antenna2025
Test architecture of semiconductor device, test system, and method of testing se2017
Semiconductor memory device capable of detecting bridge defects and bridge defec2010
Methods and devices for regulating the timing of control signals in integrated c2010
Semiconductor memory device having local sense amplifier2009
Circuits/methods for electrically isolating fuses in integrated circuits2009
Synchronous output buffer, synchronous memory device and method of testing acces2008
Circuit and method for generating boosted voltage in semiconductor memory device2008
Semiconductor memory device and method of arranging a decoupling capacitor there2008
Layout for equalizer and data line sense amplifier employed in a high speed memo2008
Redundancy repair circuit and a redundancy repair method therefor2008
Substrate bias voltage generating circuit for use in a semiconductor memory devi2007