Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Substrate bias voltage generating circuit for use in a semiconductor memory device

Substrate bias voltage generating circuit for use in a semiconductor memory device

US Patent 7298199 · Granted Nov 20, 2007

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Test architecture of semiconductor device, test system, and method of testing se2017
Semiconductor memory device capable of detecting bridge defects and bridge defec2010
Methods and devices for regulating the timing of control signals in integrated c2010
Semiconductor memory device having local sense amplifier2009
Circuits/methods for electrically isolating fuses in integrated circuits2009
Circuit and method for controlling write recovery time in semiconductor memory d2009
Synchronous output buffer, synchronous memory device and method of testing acces2008
Circuit and method for generating boosted voltage in semiconductor memory device2008
Semiconductor memory device and method of arranging a decoupling capacitor there2008
Layout for equalizer and data line sense amplifier employed in a high speed memo2008
Redundancy repair circuit and a redundancy repair method therefor2008
Semiconductor memory devices having separate read and write global data lines2007