Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Test architecture of semiconductor device, test system, and method of testing semicondurctor devices at wafer level

Test architecture of semiconductor device, test system, and method of testing semicondurctor devices at wafer level

US Patent 9824946 · Granted Nov 21, 2017

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor device2023
Scribe lane structure in which pad including via hole is arranged on sawing line2018
Semiconductor memory devices and memory systems including the same2018
Semiconductor memory device for controlling having different refresh operation p2018
Memory device for performing multi-core access to bank groups2018
Semiconductor memory device, method of performing a refresh for semiconductor me2017
Injection-locked phase locked loop circuits using delay locked loops2016
Memory device for performing multi-core access to bank groups2016
Circuit and method for on-die termination, and semiconductor memory device inclu2016
Sense amplifier circuit and semiconductor memory device2015
Duty cycle corrector and systems including the same2015
Semiconductor memory device having balancing capacitors2014