Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Layout for equalizer and data line sense amplifier employed in a high speed memory device

Layout for equalizer and data line sense amplifier employed in a high speed memory device

US Patent 7336518 · Granted Feb 26, 2008

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Bitline sense amplifier and a memory device with an equalizer2024
Semiconductor memory device and memory system including memory cell arrays and c2024
Memory circuits precharging memory cell arrays and memory devices including the 2020
Test architecture of semiconductor device, test system, and method of testing se2017
Circuit for driving sense amplifier of semiconductor memory device and operating2017
Device and method generating internal voltage in semiconductor memory device2012
Semiconductor memory device implementing full-VDD bit line precharge scheme usin2011
Device and method generating internal voltage in semiconductor memory device2011
Semiconductor memory device capable of detecting bridge defects and bridge defec2010
Methods and devices for regulating the timing of control signals in integrated c2010
Layout structures and methods of fabricating layout structures2010
Semiconductor memory device having local sense amplifier2009