Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Circuit for allowing a two-pass fuse blow to memory chips combining an array built-in self-test with redundancy capabilities

Circuit for allowing a two-pass fuse blow to memory chips combining an array built-in self-test with redundancy capabilities

US Patent 6081910 · Granted Jun 27, 2000

Estimated economic value: $38,700,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integrated circuits with a processor-based array built-in self test circuit1996
BIST tester for multiple memories1996
Fast data compression circuit for semiconductor memory chips including an array 1995
Programmable high speed array clock generator circuit for array built-in self te1995
Programmable high speed array clock generator circuit for array built-in self te1995