Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Programmable high speed array clock generator circuit for array built-in self test memory chips

Programmable high speed array clock generator circuit for array built-in self test memory chips

US Patent 5386392 · Granted Jan 31, 1995

Estimated economic value: $9,170,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method of checking the layout integrity2017
Bandgap reference generator utilizing a current trimming circuit2011
Receiver having full signal path differential offset cancellation capabilities2007
Differential sampling circuit for generating a differential input signal DC offs2005
Differential amplifier with DC offset cancellation2005
2-stage large bandwidth amplifier using diodes in the parallel feedback structur2005
Voltage to current converter circuit2004
Programmable non-integer fractional divider2004
Programmable non-integer fractional divider2004
Perpendicular signal equalization and timing recovery using Hilbert transform2004
Circuit for allowing a two-pass fuse blow to memory chips combining an array bui2000
Circuit for allowing a two-pass fuse blow to memory chips combining an array bui2000