Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of checking the layout integrity

Method of checking the layout integrity

US Patent 9754067 · Granted Sep 5, 2017

Estimated economic value: $9,231,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Photodetector structure with air gap and related methods2025
Photodiode with insulator layer along intrinsic region sidewall2025
Heterojunction bipolar transistor with buried trap rich isolation region2025
Photodiodes2025
Semiconductor structure including photodiode-based fluid sensor and methods2025
Multi-channel transistor2024
Heterojunction bipolar transistor with buried trap rich isolation region2024
Structure including multi-level field plate and method of forming the structure2024
Semiconductor on insulator wafer with cavity structures2024
Photodetector with dual doped semiconductor material2024
Heterojunction bipolar transistor with buried trap rich isolation region2023
Photodetectors with substrate extensions adjacent photodiodes2023