Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Fast data compression circuit for semiconductor memory chips including an array built-in self-test structure

Fast data compression circuit for semiconductor memory chips including an array built-in self-test structure

US Patent 5442641 · Granted Aug 15, 1995

Estimated economic value: $7,944,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

IMS emergency call routing techniques2021
Circuit for allowing a two-pass fuse blow to memory chips combining an array bui2000
Integrated circuits with a processor-based array built-in self test circuit1996
BIST tester for multiple memories1996
Programmable high speed array clock generator circuit for array built-in self te1995
Cascode logic circuit including a positive level shift at the input of the top l1990
Small signal swing driver circuit1987
Latch for storing a data bit and a store incorporating said latch1986
Exclusive or circuit and parity checking circuit incorporating the same1984
Power supply system for monolithic cells1981