Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for maintaining multi-level cache coherency in a processor with non-inclusive caches and processor implementing the same

Method for maintaining multi-level cache coherency in a processor with non-inclusive caches and processor implementing the same

US Patent 6065098 · Granted May 16, 2000

Estimated economic value: $24,852,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Cache system for managing various cache line conditions2016
Proxy responder for handling anomalies in a hardware system2014
Managing cache line allocations for multiple issue processors2012
Method for generalizing design attributes in a design capture environment2009
Method for abstraction of manufacturing test access and control ports to support2008
Method and apparatus for calibrating a delay line2007
Method for increasing efficiency in a multi-processor system and multi-processor2005
Method for increasing efficiency in a multi-processor system and multi-processor2004
Apparatus and method to improve performance of reads from and writes to shared m2003
Controlled reissue delay of memory requests to reduce shared memory address cont2002
Circuit arrangement and method of maintaining cache coherence utilizing snoop re2002
Peer-to-peer cache moves in a multiprocessor data processing system2001