Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Vertical NPN transistor for 0.35 micrometer node CMOS logic technology

Vertical NPN transistor for 0.35 micrometer node CMOS logic technology

US Patent 6030864 · Granted Feb 29, 2000

Estimated economic value: $108,931,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor device with doped region adjacent isolation structure in extension2021
Methods for converting planar designs to FinFET designs in the design and fabric2016
Semiconductor structures and methods for forming isolation between Fin structure2016
Integration scheme for changing crystal orientation in hybrid orientation techno2015
Method for forming and integrating metal gate transistors having self-aligned co2015
Semiconductor device with stressed fin sections2014
Methods for forming semiconductor structures using selectively-formed sidewall s2014
Integrated circuits having a continuous active area and methods for fabricating 2014
Integrated circuits including multi-gate transistors locally interconnected by c2014
Methods for fabricating FinFET integrated circuits on bulk semiconductor substra2013
Integration scheme for changing crystal orientation in hybrid orientation techno2013
Methods for fabricating FinFET semiconductor devices using L-shaped spacers2013