Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrated circuit having amorphous silicide layer in contacts and vias and method of manufacture therefor

Integrated circuit having amorphous silicide layer in contacts and vias and method of manufacture therefor

US Patent 6028359 · Granted Feb 22, 2000

Estimated economic value: $68,300,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integration of shallow trench isolation and through-substrate vias into integrat2017
Stacked interconnect heat sink2015
Method of fabrication of through-substrate vias2015
Preventing electronic device counterfeits2014
Integration of shallow trench isolation and through-substrate vias into integrat2014
Solder bump structure for flip chip semiconductor devices and method of manufact2013
Stacked interconnect heat sink2013
Routing under bond pad for the replacement of an interconnect layer2012
Thermal monitoring and management of integrated circuits2011
Solder bump structure for flip chip semiconductor devices and method of manufact2011
Power learning security in wireless routers2011
Semiconductor test device with heating circuit2010