Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Test mode features for synchronous pipelined memories

Test mode features for synchronous pipelined memories

US Patent 6006347 · Granted Dec 21, 1999

Estimated economic value: $5,436,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Media distribution and management system and apparatus2024
Latency reduction in touch sensitive systems2021
Systems and methods for super speed packet transfer2014
Eye-safe laser navigation sensor2010
Power on reset circuits2006
Verification of integrated circuit designs using buffer control2005
High-resistance contact detection test mode2005
MRAM data line configuration and method of operation2005
Speed power efficient USB method2005
Memory circuit with selective address path2004
Dual tristate path output buffer control2004
Magnetic memory cell and method for assigning tunable writing currents2004