Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Short disturb test algorithm for built-in self-test

Short disturb test algorithm for built-in self-test

US Patent 5991213 · Granted Nov 23, 1999

Estimated economic value: $64,993,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Built-in self-test arrangement for integrated circuit memory devices2008
Built-in self-test arrangement for integrated circuit memory devices2008
Built-in self-test arrangement for integrated circuit memory devices2007
Built-in self-test arrangement for integrated circuit memory devices2007
Built-in self-test arrangement for integrated circuit memory devices2004
Built-in self-test arrangement for integrated circuit memory devices2004
Wordline stress mode arrangement a storage cell initialization scheme test time 2002
Built-in self-test arrangement for integrated circuit memory devices2002
Built-in self-test arrangement for integrated circuit memory devices2002
Test enable control for built-in self-test2000
Test enable control for built-in self-test2000
Apparatus and method for a programmable interval timing generator in a semicondu1999