Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Wordline stress mode arrangement a storage cell initialization scheme test time reduction burn-in elimination

Wordline stress mode arrangement a storage cell initialization scheme test time reduction burn-in elimination

US Patent 6438718 · Granted Aug 20, 2002

Estimated economic value: $27,921,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Built-in self-test arrangement for integrated circuit memory devices2008
Built-in self-test arrangement for integrated circuit memory devices2007
Built-in self-test arrangement for integrated circuit memory devices2004
Built-in self-test arrangement for integrated circuit memory devices2002
Test enable control for built-in self-test2000
Apparatus and method for a programmable interval timing generator in a semicondu1999
Short disturb test algorithm for built-in self-test1999
ROM embedded mask release number for built-in self-test1999
Data invert jump instruction test for built-in self-test1999
Apparatus and method for subarray testing in dynamic random access memories usin1999
Built-in self-test arrangement for integrated circuit memory devices1999
Internal/external clock option for built-in self test1999