Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Internal/external clock option for built-in self test

Internal/external clock option for built-in self test

US Patent 5875153 · Granted Feb 23, 1999

Estimated economic value: $48,035,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Built-in self-test arrangement for integrated circuit memory devices2008
Built-in self-test arrangement for integrated circuit memory devices2008
Built-in self-test arrangement for integrated circuit memory devices2008
Built-in self-test arrangement for integrated circuit memory devices2007
Built-in self-test arrangement for integrated circuit memory devices2007
Built-in self-test arrangement for integrated circuit memory devices2007
Array fault testing approach for TCAMs2007
Built-in self-test arrangement for integrated circuit memory devices2004
Built-in self-test arrangement for integrated circuit memory devices2004
Built-in self-test arrangement for integrated circuit memory devices2004
Wordline stress mode arrangement a storage cell initialization scheme test time 2002
Built-in self-test arrangement for integrated circuit memory devices2002