Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Efficient built-in self test for embedded memories with differing address spaces

Efficient built-in self test for embedded memories with differing address spaces

US Patent 5974579 · Granted Oct 26, 1999

Estimated economic value: $15,855,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dynamic database management system and method2007
Dynamic database management system and method2007
Automatic generation of join graphs for relational database queries2006
Software development tool employing workflows for developing user interactive pr2005
Software development tool employing workflows for developing user interactive pr2005
Method and apparatus for determining fault sources for device failures2005
Method and apparatus for determining fault sources for device failures2005
Correction of overlay offset between inspection layers2004
Method for selecting an optimal level of redundancy in the design of memories2004
Partitionable embedded circuit test system for integrated circuit2003
Low voltage single supply CMOS electrically erasable read-only memory2003
Method and apparatus for injecting charge onto the floating gate of a nonvolatil2003