Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for selecting an optimal level of redundancy in the design of memories

Method for selecting an optimal level of redundancy in the design of memories

US Patent 6745370 · Granted Jun 1, 2004

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Low temperature process for diode termination of fully depleted high resistivity2022
Method and apparatus for determining fault sources for device failures2005
Method and apparatus for determining fault sources for device failures2005
Method for eliminating false failures saved by redundant paths during circuit ar2004
Method for avoiding false failures attributable to dummy interconnects during de2004
Correction of overlay offset between inspection layers2004
Correction of overlay offset between inspection layers2004
Method for identifying the cause of yield loss in integrated circuit manufacture2004
Low voltage single supply CMOS electrically erasable read-only memory2003
Method and apparatus for injecting charge onto the floating gate of a nonvolatil2003
Method and apparatus for injecting charge onto the floating gate of a nonvolatil2002
Method for forming an EEPROM cell together with transistor for peripheral circui2002